SE Seminar in Computational Engineering:
Design and Verification of RISC-V Processors and Platforms

Lecturer:Daniel Große
Credits:3 ECTS, 2 SWSt


Stimulated from the enormous momentum of open-source software, a counterpart on the hardware side recently emerged: RISC-V is an open and royalty-free Instruction Set Architecture (ISA) and as such defines the interface between the hardware and software. Since 2015, the RISC-V ISA standard is maintained by the non-profit RISC-V foundation, which has more than 580 members – among them are also many software companies like e.g. Google – aiming for innovation. RISC-V features an extremely modular and extensible design that provides enormous flexibility in building application-specific solutions targeting all kinds of systems: microcontrollers, accelerators for deep learning, or safety-critical systems. This spectrum demands for novel design and verification approaches spanning from software engineering down to the hardware design.


In this seminar, we will consider recent research in the design and verification of RISC-V processors and platforms. Possible topics include (but are not limited to):

  • Design of RISC-V processors
  • Use of new hardware design languages (HDLs) like e.g. SpinalHDL
  • Instruction stream generation for RISC-V cores
  • Fuzzing
  • Compliance/Architectural Testing
  • Formal verification of RISC-V cores
  • Hardware/software co-verification using e.g. SystemC-based Virtual Prototypes

The Institute for Complex Systems is very active in the field of RISC-V (see our website for a compact summary of our RISC-V related approaches).


The seminar will be conducted as a block. We will have an initial meeting in October where we will discuss the details (also the seminar schedule). For participation in the seminar please register in KUSSS. We will then contact all interested students with a proposal for the initial meeting. In case of any questions, please contact daniel.grosse@jku.at.